
# Eddystone DIGITAL SYNCHRONISER For MODEL 1990S SERIES



Manufactured in England by Marconi Instruments Limited for



EDDYSTONE RADIO LIMITED
MEMBER OF MARCONI COMMUNICATION SYSTEMS LIMITED
ALVECHURCH ROAD, BIRMINGHAM B31 3PP

Telephone: 021-475 2231

Telex: 337081



**ISSUE 1 MAY. 1979** 

PRINTED IN ENGLAND

# AMENDMENT RECORD

Amend No.	Pages subject to change	Amended by	Date
que en			
2			
3			
4			**************************************
5			
6			
7			
8			
9			
10			
School Sc			
12			
13			5
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24		A CONTRACTOR OF THE CONTRACTOR	
25			
26			
27			
28			
29			
30			

The Manufacturer reserves the right to modify the content of this publication as necessary to accommodate modifications, design improvements etc. Relevant Amendment Sheets will be incorporated at date of issue.

# INTRODUCTION

### General

This manual provides comprehensive instructions for the servicing and maintenance of the frequency synchroniser as used in the Model 1990R suffix "S" receivers. Operating instructions are included in the 1990R receiver handbook, and brief notes are given here for the sake of completeness.

### Guarantee

The synchroniser is covered under the same guarantee as the receiver.

### Servicing

Spares for user servicing can be supplied and helpful advice will be given freely when required. Any enquiries relating to service matters should be directed to the "Sales and Service Dept." at our usual address.

Should major servicing become necessary, where it has been established that the fault lies in the synchroniser and not in the main part of the receiver, then the synchroniser only may be returned to Eddystone Radio. In other cases the receiver and synchroniser should be returned as a complete unit. The serial number of both receiver and synchroniser should be quoted in all communications and care should be taken to ensure that the equipment is well protected against possible damage during transit.

# LIST OF CONTENTS

INTRODUCTION		State State
Section 1	OPERATION	Too
Section 2	TECHNICAL DATA & CIRCUIT DESCRIPTION	2
Section 3	MAINTENANCE	7
Appendix A	LIST OF COMPONENTS	A1 - A6
Appendix B	CIRCUIT DATA	81 - 83
Appendix C	SYNCHRONISER EXTENSION LEAD	Cl
Functional Diagram		5
Circuit Diagram		inside rear cover

### Section 1

# **OPERATION**

These notes are included for the sake of completeness only. Full details of operating procedures are given in the Model 1990S Receiver Manual.

### Controls

### **TUNING CONTROL SWITCHES**

Seven switches allow the receiver frequency to be set, to increments of IkHz.

### **TUNE-LOCK SWITCH**

In the TUNE position the receiver can be tuned normally. In the LOCK position the Variable Frequency Oscillator in the receiver is locked to the synchroniser.

### **Tuning**

Two methods of operation will be described:-

When the signal frequency is known precisely:

- (a) Adjust the tuning control switches so that an exact readout of the signal frequency is obtained.
- (b) Tune the receiver to the signal frequency. The direction in which the tuning must go is indicated by the two lamps TUNE HIGHER or TUNE LOWER. The lamps will flash alternately when the setting is correct.
- (c) The TUNE/LOCK switch should now be set to LOCK. The receiver is now locked to the frequency set by the synchroniser.

When the signal frequency is not known precisely:

- (a) Tune the receiver to the desired signal using the TUNE control.
- (b) Set the tuning control switches on the synchroniser to give the same frequency read-out as the receiver tuning scale. Slight adjustment of the least significant knob may be necessary to make the indicator lamps flash alternately. The maximum setting accuracy which may be achieved is +1kHz.
- (c) The TUNE/LOCK switch may now be set to LOCK. The receiver is now locked to the frequency set by the synchroniser.
- (d) If the receiver goes off tune when this is done it is an indication that the synchroniser is not set exactly to the signal frequency and more exact adjustment is required. The meter situated between the tuning lamps gives an indication of the degree of synchronism between the receiver and the synchroniser. With the switch in the LOCK position the pointer will rest at centre scale if the two frequencies are identical.

Use of the synchroniser is recommended when using narrow bandwidth filters in the receiver.

# TECHNICAL DATA & CIRCUIT DESCRIPTION

# **TECHNICAL DATA**

General Specification

(To be read in conjunction with Model 1990S Receiver Specification).

Frequency Coverage

440-1000MHz in increments of 1kHz.

Frequency Setting Accuracy

+1kHz.

Frequency Stability

5 parts in  $10^8/\text{degree C}$  over the range  $-10^\circ\text{C}$  to  $+50^\circ\text{C}$ .

Dimensions and Weight

Panel:  $108 \times 127 \text{mm} (4\frac{1}{4} \text{in.} \times 5 \text{in.})$ 

Weight: 2.27kg (5lb).

**Power Supplies** 

All power supplies are derived from the parent receiver.

# CIRCUIT DESCRIPTION

This description should be read in conjunction with the circuit diagrams found at the rear of this manual, and with the description of the parent receiver. The upper frequency limit is 1000MHz for Model 1990S receiver.

The major part of the following information is reproduced by kind permission of Marconi Instruments Limited, St. Albans, Herts.

Solid state circuits are employed throughout to ensure long term reliability and the design provides for easy access to all components for servicing.

If desired, the receiver can be used independently by setting the TUNE-LOCK switch to TUNE.

### PRINCIPLE OF OPERATION

When the synchroniser is used to lock the frequency of the 1990S as shown in the block diagram Fig. 2.1 the configuration is that of a phase locked frequency synthesizer.

Output from the crystal reference oscillator at a frequency  $f_r$  is passed to a series of fixed ratio dividers to produce a reference  $f_r$ /m which is applied to one input of a phase detector.

The RF output signal from the VFO at a frequency  $f_0$  is passed to a series of variable ratio dividers to produce a signal frequency  $f_0/n$  which is applied to the second input of the phase detector.

When the frequency of the oscillator is set so that  $f_{\rm O}/n$  is correctly related to  $f_{\rm r}/m$  the control signal from the phase detector will be held constant.

If the frequency of the variable frequency oscillator drifts, the two frequencies will not be correctly related, causing the AFC signal from the phase detector to change in a manner such that the frequency of the receiver will be corrected.

Output from the variable frequency oscillator can be between 47.65MHz and 103.65MHz (due to divider in receiver) and it is first necessary to amplify this signal before prescaling it by a factor of 20 to ensure that it never exceeds the frequency handling capability of the variable ratio divider. When the variable ratio divider is set to display the desired frequency by the switches on the front panel of the synchroniser it has a ratio such that when the receiver is tuned to the set frequency, its output is a train of 5Hz pulses. This signal is passed to a sample and hold type phase detector where it is compared with a 50Hz ramp waveform obtained by dividing and shaping the output of an internal 5MHz crystal controlled oscillator. If the receiver frequency is not precisely that set by the synchroniser a correcting voltage will be produced by the phase detector. This voltage is applied to the synchroniser amplifier circuit where it is converted to the correct phase and level for application to the AFC circuits in the receiver. Correct locking is indicated by the "IN LOCK" meter.

### CIRCUIT DESCRIPTION

### TUNING

When the TUNE-LOCK switch is in the TUNE position, the synchroniser circuit is employed to some extent as a frequency counter. The variable ratio divider then operates to provide 50Hz pulses and these are used as gating signals for a counter consisting of three decade dividers and a flip-flop, whose clock frequency is obtained from the standard divider chain and is 50kHz, see Fig. 2.2. When the frequency entering the synchroniser is higher than that displayed by the dials the gating signal will be at a p.r.f. greater than 50Hz so the counter will be re-set before 1000 pulses have been counted and consequently the final flip-flop will change state. The flip-flop drives a monostable circuit which produces outputs to drive the L.E.D. frequency finding indicators. When operating as described, the TUNE LOWER indicator will be lit. When the frequency entering the synchroniser is lower than that set by the switches the flip-flop will change state at regular intervals, this drives the monostable permanently into its triggered state causing the TUNE HIGHER indicator to be lit.

### Variable Ratio Dividers and Offset Detector

The local oscillator signal from the receiver is divided by the variable ratio divider to give an output frequency of 5Hz for comparison with the crystal standard in the phase detector. The variable ratio divider is complicated by the necessity to display on the frequency selection knobs the signal frequency which differs from the local oscillator frequency by the amount of the receiver L.F.

The counter counts from a number set by the switches to a higher number set by the offset detector. The first number is the 9's complement of the signal frequency, i.e. (999 999 9) – (signal frequency), and the second number is (counters all full) + (receiver I.F.), i.e. (999 999 9) + (003 650 0). The local oscillator being above the signal frequency the second number is 1 003 649 9 which means that the last stage of the counters can be a simple divide-by-two stage, IC16. The rest of the counting chain consists of presettable divide-by-ten counters, the presetting (in BCD form) is done by the frequency selection switches which are wired so that the 9's complement is set automatically. BCD outputs from the counters are fed into the offset detector.

Notice that each counting stage resets as it becomes full, a feature which considerably increases the speed of operation. A further increase in speed is needed in the TUNE mode when a more rapid response of the TUNE lamps is desirable. This is done by bypassing one of the decade stages, when the output pulse frequency to the phase detector becomes 50Hz.




FIG. 2.1. FUNCTIONAL DIAGRAM




FIG. 2.2. FREQUENCY FINDING INDICATOR FUNCTIONAL DIAGRAM

# MAINTENANCE

The synchroniser employs semi-conductor devices which although having inherent long term reliability can be damaged by overloads, reverse polarity, and excessive heat or radiation. Care should be exercised to ensure that d.c. supplies are not reversed, avoid prolonged soldering, and strong r.f. fields. Before applying continuity or insulation tests or before shorting or breaking a circuit refer to the circuit diagram to establish the effect on the bias arrangement of the devices employed.

When working on the receiver or synchroniser it will be necessary for power to be connected. It is recommended that the receiver is fed from an isolated power supply and that normal precautions for safety under these conditions are observed.

First Aid notes can be found inside the front cover.

### **OVERALL PERFORMANCE TEST**

With the 1990S connected to the supply and switched on, correct performance of the synchroniser can be quickly ascertained by performing the following test:

- 1. Connect a signal generator set to 600MHz to aerial input 1 socket of the 1990S.
- 2. Set the synchroniser at 600MHz (0 6 0-0 0 0-0) then with the TUNE-LOCK switch at TUNE set the 1990S to 600MHz.
- 3. Set the TUNE-LOCK switch at LOCK the pointer of the lock meter should be within the WHITE BOX on the scale.

### PRELIMINARY CHECKS

- 1. Check to ensure that all switches are undamaged and operating correctly and verify that connectors are securely mated.
- 2. Check using the multimeter on low ohms range that electrical connections to chassis and earth points have low contact resistance.

### **TEST EQUIPMENT**

The use of the following items of test equipment from the list on page 41 of the 1990R Manual is recommended.

### Table 3.1

1	Multimeter	(GEC Selectest or Avometer Model 8)
2	Frequency Counter	(Range up to 500MHz 1Hz resolution at 10MHz)
3	H.F. Oscilloscope	(Marconi TF 2210 or equivalent)
4	R.F. Signal Generator	(Marconi TF 2015 or equivalent)

### **FAULT FINDING**




Fig. 3.1 Rear View of Synchroniser

With the synchroniser removed from the receiver and with the synchroniser circuits accessible the cause of incorrect operation can be quickly localized by connecting the assembly to the receiver using connecting cables and then performing the tests given below. The test waveforms may vary slightly from the typical waveforms shown. All waveforms are measured between the point indicated and earth.

### Access

- 1 Remove the four screws securing the synchroniser to the receiver and withdraw the synchroniser unit.
- 2 Remove the two 6 BA screws which hold the rear panel.
- 3 Carefully pull the rear panel backwards to the extent of the wiring and remove the push-on tags to the circuit board.
- 4 Remove the screw in the centre of the left-hand side of the synchroniser case.

With the rear panel positioned to one side carefully slide the cover backwards and remove it. Reconnect the wiring removed in step (3) and connect the extension cable to the 8-way sockets in the receiver and on the rear panel of the synchroniser.

### **TESTING AND REALIGNMENT**

### Input Amplifier (Board A2)

- 1 Connect an r.f. input of 100mV rms at 20MHz to the synchroniser r.f. input.
- 2 Connect the oscilloscope to the junction of R19 and R20. The waveform should be similar to that shown below, if necessary adjust RV2 for amplitude of 850mV.




Fig. 3.2

If an output is not obtained check that the supply voltages are present and check for output signals at the collectors of VT1 and VT2.

### **Prescaler**

1 Connect the oscilloscope to the collector of VT4. The waveform should be similar to that shown below. If necessary adjust RV1 so that the correct frequency is obtained (if more than one setting gives the correct frequency, use the one nearest the centre of the range).





Fig. 3.3


If no output is obtained check for signals at IC2 pin 13 and junction of R11 and R12.

### Variable Ratio Divider and Offset Detector (Boards A2 and A3)

1 Set the r.f. input to 100mV at 40MHz, the frequency selection switches to 0 0 3-6 0 0-0, the TUNE-LOCK switch to TUNE, and the receiver to range 1. Connect the oscilloscope to pin 33 on the printed circuit board. The waveform should be similar to that shown below.



- 2 Check that the waveform is the same for the receiver on ranges 2, 3, 4, 6 and 7.
- 3 Set the r.f. input to 100mV at 20MHz, frequency selection switches to 0 2 0-0 0 0-0 and the TUNE-LOCK switch to LOCK. Connect the oscilloscope to IC7 pin 8. The waveform should be similar to (A) below. Set the TUNE-LOCK switch to TUNE, the waveform should be similar to (B) below.



Standard Divider, Ramp Generator, Sample and Hold Circuits (Board A5)

Set the r.f. input to 100mV at 23.65MHz, frequency selection switches to 0 2 0-0 0 0-0, the TUNE-LOCK switch to TUNE and the receiver to range 1.

- 1 Connect the counter to the 5MHz output on the rear panel and check that the measured frequency is  $5.0 MHz \pm 0.5 Hz$ . Adjust RV1 if necessary to obtain this frequency.
- 2 Connect the oscilloscope to IC1 pin 1. The waveform should be similar to that shown below.




Fig. 3.6

3 Connect the oscilloscope to TP1. The waveform should be similar to that shown below. If it is not present check for signal outputs at IC1 pin 12, IC2 pin 12, IC4 pin 12, IC7 pin 11 and IC9 pin 11.




Fig. 3.7

4 Connect the oscilloscope to TP2 for the waveform below.




Fig. 3.8

5 Connect the oscilloscope to VT7 source for the waveform below.






Fig. 3.9

6 Connect the oscilloscope to VT4 collector for the waveform below.



7 Connect the oscilloscope to VT6 collector for the waveform below.



8 Connect the oscilloscope to IC3 pin 14 for the waveform below.





Fig. 3.12


### L.E.D. Circuits (Board A5)

Set the r.f. input to 100mV at 23.65MHz, the frequency selection switches to 0 2 0-0 0 0-0 the TUNE-LOCK switch to TUNE and the receiver to range 1.

Connect the oscilloscope to IC3 pin 2 and check that the waveform is similar to that shown below.



2 Connect the oscilloscope to IC13 pin 3 for the waveform below.



Connect the oscilloscope (d.c, coupled) to IC13 pin 8.

Set the r.f. input to 40MHz, the voltage should be nominally +5V. Set the r.f. input to 42MHz, the voltage should be nominally 0V.

### MAINTENANCE

Meter Circuits (Board A4)

Set the r.f. input to 100mV at 23.65MHz, the frequency selection switches to 0 2 0-0 0 0-0 and the receiver to range 1. With the TUNE-LOCK switch set to TUNE the two lamps should be flashing. Set the switch to LOCK and allow locking to occur. Adjust RV1 if necessary so that the meter pointer lies in the centre of the white block on the scale. Board A4 is located behind the front panel adjacent to the meter.

# APPENDIX A

### LIST OF COMPONENTS

Each of the printed circuit boards is allocated a reference number, which is marked on each board. Miscellaneous components are allocated the reference A1. This reference number forms the prefix of the component circuit reference, which should always be quoted in full when ordering spares, but for brevity it is omitted on the circuit diagram and on the printed circuit board legend, where there is no risk of ambiguity.

All orders and enquiries should be directed to the address below, quoting: Type, No. of Receiver, Serial No. of Receiver and Serial No. of Synchroniser in all communications.

EDDYSTONE RADIO LIMITED, SALES & SERVICE DEPT., ALVECHURCH ROAD, BIRMINGHAM, B31 3PP ENGLAND

TELEPHONE: 021-475-2231

TELEX: 337081

CABLES: EDDYSTONE BIRMINGHAM

### **CIRCUIT REFERENCE PREFIXES:**

- A1 Miscellaneous
- A2 Variable Ratio Divider Board
- A3 Offset Detector Board
- A4 Meter Drive Board
- A5 Standard Divider Board

# APPENDIX A

# Capacitors

Ref.	Value	Туре	Tolerance	Wkg. Voltage
A1C1- A1C21	0.001μF	Ceramic Lead-through	+80%-20%	300∨
A1C22	0.47 <sub>և</sub> F	Plastic Film	5%	160V
A1C23	0.47µF	Plastic Film	5%	160V
A1C24-	0.001 <sub>µ</sub> F	Ceramic Lead-through	+80%-20%	300∨
A1C26	0.00 μ	Ceramic Lead-till Ough	100/0-20/0	3001
		·		
acas y No. 1		l a	*	
A2C1	0.001μF	Ceramic	+80%-20%	500V
A2C2	10pF	Ceramic	20%	500V
A2C3	0.001 <sub>µ</sub> F	Ceramic	+80%20%	500V
A2C4	0.001 <sub>µ</sub> F	Ceramic	+80%-20%	500V
A2C5	0.001 <sub>µ</sub> F	Ceramic	+80%-20%	500V
A2C6	0.001 <sub>µ</sub> F	Ceramic	+80%-20%	500V
A2C7	0.01 <sub>u</sub> F	Ceramic	+80%-20%	100V
A2C8	6.8pF	Ceramic	±0.5pF	500V
A2C9	0.001 <sub>u</sub> F	Ceramic	+80%20%	500V
A2C10	0.01 <sub>µ</sub> F	Ceramic	+80%-20%	100V
A2C11	0.01 <sub>u</sub> F	Ceramic	+80%-20%	100V
A2C12	0.001 <sub>u</sub> F	Ceramic	+80%-20%	500V
A2C13	0.01 <sub>u</sub> F	Ceramic	+80%-20%	100V
A2C14	0.001 <sub>µ</sub> F	Ceramic	+80%-20%	500V
A2C15	8.2pF	Ceramic	±0.5pF	500V
A2C16	0.001 <sub>µ</sub> F	Ceramic	+80%-20%	500V
A2C17	0.01 <sub>µ</sub> F	Ceramic	+80%-20%	100V
A2C18	0.001 <sub>µ</sub> F	Ceramic	+80%-20%	500V
A2C19	0.001 <sub>u</sub> F .	Ceramic	+80%-20%	500V
A2C20	82pF	Ceramic	±10%	500V
A2C21	6.8pF	Ceramic	±0.5pF	500V
A2C22	0.22μF	Plastic Film	±10%	63V
A2C23	0.001 <sub>u</sub> F	Ceramic	+80%-20%	500V
A2C24	0.001 <sub>u</sub> F	Ceramic	+80%-20%	500V
A2C25	0.01 <sub>µ</sub> F	Ceramic	+80%-20%	100V
A2C26	0.01μF	Ceramic	+80%20%	100V
A2C27	0.01μF	Ceramic	+80%-20%	100V
A2C28	4.7 <sub>u</sub> F	Electrolytic	+100%20%	63V
A2C29-		2		
A2C37	0.01μF	Ceramic	+80%—20%	100∨
A3C1- A3C6	0.01μF	Ceramic	+80%—20%	100V
A5C1- A5C11	0.01μF	Ceramic	+80%-20%	100V

# Capacitors (Cont.)

Ref.	Value	Type	Tolerance	Wkg. Voltage
A5C12	<b>0.47</b> μF	Plastic Film	±10%	63V
A5C13	0.47μF	Plastic Film	±10%	63V
A5C14	$0.047 \mu F$	Plastic Film	±10%	63V
A5C15	100µF	Electrolytic	+100%-20%	25V
A5C16	0.01μF	Ceramic	+80%-20%	100V
A5C17	<b>0.01</b> μF	Ceramic	+80%-20%	100V
A5C18	<b>47</b> μ <b>F</b>	Electrolytic	+100%-20%	- 25V
A5C19	0.01µF	Ceramic	+80%-20%	100∨
A5C20	2.2 <sub>µ</sub> F	Plastic Film	±10%	63V
A5C21	0.01µF	Ceramic	+80%-20%	100V
A5C22	3.3nF	Plastic Film	±10%	63V
A5C23	0.01 <sub>µ</sub> F	Ceramic	+80%-20%	100∨
A5C24	33nF	Plastic Film	±10%	250V
A5C25	0.01µF	Ceramic	+80%-20%	100∨
A5C26	0.1μF	Plastic Film	±10%	63V
A5C27	0.68րF	Plastic Film	±10%	63V
A5C28	0.22µF	Plastic Film	±10%	63V
A5C29	1000μF	Electrolytic	100%-20%	10V
A5C30	0.01μF	Ceramic Ceramic	+80%-20%	100∨

# Resistors

I Ket	Value OHMS	Ref.	Value OHMS	Ref.	Value OHMS	Ref.	Value OHMS
A1R2  A2R1 A2R2 A2R3 A2R4 A2R5 A2R6 A2R7 A2R8 A2R9 A2R10 A2R11 A2R12 A2R13 A2R14 A2R15	200 820 39 24k 240 680 150 91 24k 240 680 150 390* 3.3k 91 24k 240 680	A2R17 A2R18 A2R19 A2R20 A2R21 A2R22 A2R23 A2R24 A2R25— A2R52 A2R53 A2R54  AII A2 & Aresistors ar Watt metalexcept tho which ar Watt metalexalexalexalexalexalexalexalexalexalex	re 2% ¼ I film, se marked e 2% ½	A4R2 A4R3 A4R4 A5R1 A5R2 A5R3 A5R4 A5R5 A5R6 A5R7 A5R8 A5R10 A5R11 A5R12 A5R13 A5R14 A5R15	5.6k 4.7k 12k 2.2k 2.2k 3.3k 100k 5.6k AOT 1k 22k 3.3k 120 47k 6.8k 15k 560k 22k 100	A5R16 A5R17 A5R18 A5R19 A5R20 A5R21 A5R22 A5R23 A5R24 AII A4 and resistors a Watt meta	re 2% ½

# APPENDIX A

### Variable Resistors

Ref.	Туре		
A2RV1 A2RV2	1k $\Omega$ Carbon preset ±20% ¼W 100 $\Omega$ Carbon preset ±20% 0.2W		
A4RV1	10kΩ Carbon preset ±20% ¼W		
A5RV1 A5RV2	2.2k $\Omega$ Carbon preset ±20% ¼W 3.3k $\Omega$ Carbon preset ±20% ¼W		

### Chokes

Ref.	Туре
A1L1— A1L16	18μΗ Filter Coil, Part No. 44247-012

### **Diodes**

Ref.	Туре
A1MR1	FLV116 L.E.D.
A1MR2	FLV116 L.E.D.
A2MR1	MBD102
A2MR2	MBD102
A2MR3	1S6006A
A5MR1	1N4148
A5MR2	HP5082-2835

### **Transistors**

Ref.	Туре
A2VT1 A2VT2	BFY90 BFY90
A2VT3	BFY90

# Transistors (Cont.)

Ref.	Туре
A2VT4	2N709
A2VT5	BC107
A5VT1 A5VT2 A5VT3 A5VT4 A5VT5 A5VT6 A5VT7 A5VT8 A5VT9	BF244B BCY71 BC107 BC107 BF244B BC107 BF244B BF244B BF244B

# **Integrated Circuits**

Ref.	Туре
A1IC1	μ <b>A</b> 7812
A2IC1 A2IC2 A2IC3 A2IC4	SP630B MC1027P SN74H00N SN74H11N
A2IC5- A2IC11	N8290A
A2IC12 A2IC13 A2IC14 A2IC15 A2IC16	SN74H102N SN74H102N SN74H00N SN74H00N SN7472N
A3IC1 A3IC2 A3IC3 A3IC4 A3IC5 A3IC6	SN74H04N SN74H30N SN74H04N SN74H30N SN74H04N SN74H30N
A5IC1- A5IC5 A5IC6	SN7490N TTμL9601

# Integrated Circuits (Cont.)

Ref.	Туре
A5IC7— A5IC10 A5IC11 A5IC12— A5IC15	SN7490N SN7420N TTµL9601

### Miscellaneous


Ref.	Туре
A1 M1	Tune Meter 100μΑ-0-100μΑ
A1 SA A1 SB A1 SC A1 SD A1 SE A1 SF A1 SG A1 SH	Frequency Selection Switch Hz x 100 4p 10W Frequency Selection Switch kHz x 1 4p 10W Frequency Selection Switch kHz x 10 4p 10W Frequency Selection Switch kHz x 100 4p 10W Frequency Selection Switch MHz x 1 4p 10W Frequency Selection Switch MHz x 10 4p 10W Frequency Selection Switch MHz x 100 4p 10W Frequency Selection Switch MHz x 100 4p 10W Tune-Lock Switch 2p 2W
A5 X1	5MHz Crystal Oscillator Unit QC1311/A
_	Switch Control Knobs comprising: Knob body, Elma 70-14-14 Black Cap, Elma 1450-14 Black Figure Dial, Elma 1452-14/1 Stator, Elma 1453-14/1
A2 A3 A4 A5 —	Variable Divider Board, Part No. 44827-261 Offset Detector Board, Part No. 44827-262 Meter Drive Board, Part No. 44827-287 Standard Divider Board, Part No. 44827-315 Meter Shunt Board, Part No. 44559-015  8-way plug BNC plug-fixed Ribbon Cable

# APPENDIX B


### CIRCUIT DATA

All printed circuit boards are shown viewed from the legend side, i.e. the front face. Double sided boards are shown twice, firstly with the front copper track and legend superimposed, and secondly with the rear copper track (as seen through the laminate) and legend superimposed.


The two divider boards and the offset detector board are double sided and are shown slightly less than actual size, whilst the meter drive board which is single sided is shown enlarged. The meter shunt board carries two resistors only and is not shown.




OFFSET DETECTOR BOARD showing front copper track




OFFSET DETECTOR BOARD showing rear copper track




METER DRIVE BOARD showing rear copper track




VARIABLE RATIO DIVIDER BOARD showing front copper track



VARIABLE RATIO DIVIDER BOARD showing rear copper track



STANDARD DIVIDER BOARD showing rear copper track




STANDARD DIVIDER BOARD showing front copper track

# **APPENDIX C**

# USING THE RECEIVER WITHOUT A CRYSTAL UNIT OR SYNCHRONISER

### SYNCHRONISER EXTENSION LEAD

The lead is required to operate the synchroniser out of the receiver. It should be approx. 800mm (31½") long.



# NOTE:- CIRCUIT DIAGRAM BP1459

- (1) This sub-circuit replaces that circuitry shown on the main synchroniser diagram (area designation code A3) for the OFFSET BOARD on all synchronisers used in conjunction with the Eddystone Model 1990S Receiver.
- (2) The relevant PCB layout and legend illustrated at page B1 of this manual (Appendix B) relates solely to the above mentioned sub-circuit (BP1459).
- (3) Accordingly, the text and components list reflect the foregoing changes and relate solely to Model 1990S/Synchroniser operation.

CIRCUIT REFERENCE PREFIX :: A 3

